EDA Tech Forum Journal—the premier EDA publication

EDA Tech Forum journal is a quarterly publication for the Electronics Design Automation community including design engineers, engineering managers, industry executives, and academia. EDA Tech Forum journal provides an ongoing medium in which to discuss, debate, and communicate the electronic design automation industry’s most pressing issues, challenges, methodologies, problem-solving techniques, and trends.

Advanced post-silicon verification and debug

The article describes a post-silicon validation and debug methodology based on the insertion of a debug infrastructure at the RTL level. It can then be dynamically reconfigured post-silicon to adapt to actual validation and debug situations.

Bio PicHeinz Holzapfel is chief operating officer of DAFCA. He has more than 15 years of experience in senior management and engineering roles at companies such as CoWare, LISATek, and Infineon Technologies.

Bio PicPeter Levin is CEO of DAFCA. He was a tenured professor and research dean at Boston University. He has also been a Presidential Young Investigator (Bush 41), Humboldt Fellow, White House Fellow (Clinton), and expert consultant in the US Office of Science and Technology Policy.

More than 50% of highly complex systems-on-chip (SoCs) have functional issues at first silicon, issues that emerge after engineers have spent much time and money on verification and emulation. These issues delay time-to-ramp and cause significant losses of direct and indirect product revenue. All this demonstrates the need for efficient post-silicon debug methodologies and tools.

Post-silicon debug is a serious challenge. Only a few of the thousands of important internal signals are directly accessible and observable during normal chip operations. An important factor here is the limited number of pins of the SoC. A key objective of post-silicon verification and debug methodologies is to provide observability and control of as many internal signals as required, while keeping the area overhead and timing impact as low as possible.

To view the rest of the article, login or register below

Existing users:





Please send me a reminder of my password
 

New users, register to access all online articles and archives:

To register for access to online articles and archives, simply fill out the fields below.

Fields marked with required image are required.
 • Please enter your first name
 • Please enter your last name
 • Please enter a valid email address (for example: first_last@mentor.com)
 • Please enter a valid telephone number (Numbers only)
 • Please enter a company name
 • Please select a design focus
 • Please select a job function
 • Please select a country
 • Please select an option
 
©2006 EDA Tech Forum | Privacy Policy